Integrated process flow.
Introduction
A stacked die WCSP package solution is introduced, where a top die with micro-bumps is attached directly to the exposed TSV tips of a thin WCSP (with TSVs). This package is referred to as Stacked TSV-WCSP, and is illustrated by a schematic drawing in Fig. 1(a) , and by crosssectional, top and side view photographs in Fig. 1 
Abstract
To enable System-in-Package (SiP) solutions for analog products with active ICs or in combination with MEMS, passives or other components, a stacked Wafer-level Chip Scale Package (WCSP) platform has been developed using ThroughSilicon Via (TSV) technology to create the smallest form factor package. This paper describes the integration flow and the development of the wafer over molding back-end unit process, using a 3 mm × 3 mm test vehicle on a 100 μm thick 200 mm wafer. Wafer-level over molding is a key development item as it provides support to the thin TSV wafers through the subsequent processes of debonding, ball attach and package singulation. Various molding materials and processes (compression, screen printing, film) were investigated. Selection of the mold material is a challenge as it must meet multiple requirements of processability, warpage, debondability, saw-singulation, and chip picking-up. Experimental results how to reduce warpage and Si damage by saw-singulation, and modeling results for the different mold materials and the pros/cons of the various molding processes are explained. In this paper, an overview of the back-end unit processes in first presented, followed by a detailed discussion on the development of the back-end wafer-level over molding unit process. Over mold is required to avoid wafer handling issues at subsequent process steps and to provide a robust package structure. However, the mold compound and under-fill materials in direct contact with the thin bottom Si wafer tend to provide a large amount of warpage after removal from the carrier and, there is the concern of the thin Si knife edge, as shown in Fig. 3 and 4 (a). Since these concerns pose a significant risk at saw singulation, careful selection of the mold material and technique is required to achieve a manufacturable process.
Unit Processes

Interconnection
For a good interconnection of the micro-bump to the exposed TSV tip, flux is desired. However, cleaning of the flux is difficult due to the narrow size of the gap; therefore, an interconnection approach without flux is recommended to avoid oxidation-related bonding issues and flux-related under-fill silicon delamination issues.
Under-fill
Conventional under-fill equipment is applicable. A line dispense was used for manufacturability reasons. Jet dispense is also an option. In case that under-fill is not fulfilled with conventional dispensing and cure process, vacuuming at under-fill process, vacuuming at cure process or pressure at under-fill cure process are also the options for avoiding air trapping and voiding. Material properties of under-fills are shown in Table 1.
Wafer level molding
Several mold techniques are applicable for wafer level mold. Compression mold, film lamination, and printing were evaluated. Material properties of molding compounds are shown in Table 2 .
Compression mold
Powder and liquid materials were evaluated. The typical temperature of compression mold is lower than 125°C.
This temperature makes the wafer bond adhesive softer.
The adhesive should keep higher viscosity at molding process and lower viscosity at debonding process. On the adhesive currently selected, too much adhesive will squeeze out on the outside of the wafer, where it sticks to the mold die set and stops mold operation. Adhesive thickness which bonds the 100 μm thick TSV wafer to the carrier wafer should be chosen properly. The mold die needs a clamp area on Si substrate, so some exposed Si with knife edge remains on the outside of the wafer. Clamping by top die provides feasible mold top side flatness good enough for the following process.
Film lamination mold
A non-conductive film material is laminated over the wafer. Film materials tend to provide lower modulus and allow for smaller wafer warpage. Film also has the advantage of being able to cover the whole wafer area including even the knife edge. It is also applicable on conventional and typical equipment for the processes that follow. It becomes the simplest process. Concerns about this process are related with the selected material properties; (1) film material sticks to the top chuck of debonder because the selected material is too soft, and (2) soft material tends to cause Si substrate side wall cracks on blade singulation.
Printing mold
Screen printing is used with print mask. Liquid material 
Debonding
The debonding technique used for the evaluation in this paper is sliding at proper higher temperature with thermo- 
Ball attach
If the molded wafer has a knife edge, the concern in the ball attach process is that the wafer edge is never touched by any of the equipment.
Saw singulation
Mechanical or blade saw process was evaluated, because blade saw singulation is only applicable process to cut Si and molding compound in a same process. Laser singulation is potentially applicable for Si, but not applicable for molding compound. To minimize side wall cracks in Si substrate, proper under-fill material selection and molding compound selection and process condition optimization are required.
Results and Discussion
Wafer over mold development
The first step during the development focused on wafer warpage. As mentioned earlier and as shown in Fig. 4 and 5, this is important for managing wafer handling as well for subsequent process steps.
Various mold materials with different material properties and process techniques were evaluated. Refer to Table   2 for the molding compound material properties. Figure 6 shows warpage experiments included overmold on bare wafer, overmold on wafer with stacked chips and exposed dies. Figure 7 shows a cross-section of the overmold-on-die and exposed die package structures. In these initial experiments, the 100 μm Si thickness is achieved by back grinding (BG) rather than actual debonding from a carrier, and the exposed die structure is prepared by grinding after molding. Refer to Fig. 8 to see the direction of the warpage. (JEDEC Standard JESD22-B112)
Exposed chips: 100 μm thick chip and mold / 100 μm thick silicon Over mold: 100 μm thick chip in 200 μm thick total mold thickness / 100 μm thick silicon No chips: 100 μm thick mold / 100 μm thick silicon 
Saw singulation
Quality of saw singulation of Si wafer is important as it can affect the package reliability performance.
A success criterion is to saw through the Si + mold + under-fill without die chipping and side-wall delamination. it's destructed.
Reliability
Scanning Acoustic Microscope (SAM) after Thermal Shock (T/S, -55/125°C, 5 min / 5 min) 1,000 cycles is taken from the mold side and clearly shows delamination on package outline with the softer molding compound MC-4 in Fig. 15 . SAM for UF-C and MC-1 doesn't show delamination in Fig. 16 . Layer (RDL) is assumed to contribute to warpage of the exposed chip and to be convex at room temperature and concave on 260°C. Almost zero warpage at room temperature was due to the balance between molding compound shrinkage and RDL shrinkage, and convex at 260°C was due to the balance between molding compound expansion and RDL expansion.
The conclusion is that the over mold structure is better for preventing warpage and makes a more robust package.
Stress modeling
To investigate the influence of material properties and geometry factors on interfacial stress, finite element modeling was done using a L36 Design-Of-Experiments (DOE). Table 3 with overmold-on-die and exposed die package structures.
Based on the results in Fig. 20 , the modeling suggests harder molding compound is better for 2 nd chip interface to under-fill (p4), but no specific difference on TSV silicon substrate interface to under-fill on package outline (p5).
One reason for the latter is because the package size is very small and stacked Si on Si substrate doesn't have big material expansion mismatch. This result also suggests that the stress at p5 is not the likely cause for the underfill-to-silicon interface delamination observed in T/S (refer to Fig. 12 ), but rather that it is due to the saw singulation 
Conclusions
A stacked TSV-WCSP process flow has been developed with capillary under-fill, over molding and blade saw-singulation.
Special attention to wafer warpage is critical to assure robust process capability after debonding. Multiple mold materials were evaluated to assess capability to meet postdebond warpage, saw singulation and adhesion require- 
